COLLEEN

Ŧ

1

HARDWARE

MANUAL



Colleen is the code name for a video game-home computer product that contains a 6502 microprocessor, 4 I/O chips, operating system ROM, and expandable RAM, and several MSI chips for address decoding and data bus buffering.

This manual is intended to primarily describe the 4 I/O chips in sufficent detail to allow experienced programmers to create the operating system code and to create assembly language application ROMS, such as video games. All 4 Input-Output chips are controlled by the microprocessor by writing directly into their registers which are decoded to exist in microprocessor memory space just as RAM does. These I/O chips can also be interogated by the microprocessor by reading simmilar registers.

It is really not necessary for the programmer to know which I/O functions are performed by which of the 4 chips, however it does help in learning these functions.

CHIP	NAME	FUNCTION

ANTIC

DMA(direct memory access) control. NMI(non maskable interrupt) control. Vertical and Horizontal fine scrolling Light pen position registers Vertical line counter WSYN(wait for horiz. sync)

CTIA

Priority control (display of overlaping objects) Color- Lum control(colors and brightness assigned to all objects including DMA objects from ANTIC) PLAYER-MISSILE objects (4 players & 4 missiles) Graphics registers Size control Horiz. position control Collision detection between all objects Switches and triggers(misc. I/O functions)

POKEY Keyboard scan and control Serial communications port (bidirectional) Pot scan (digitizes position of 8 independent pots) Audio generation(4 channels) Timers IRQ(maskable interrupt) control Random number generator

PIA Controller(Joy stick) jacks read or write Peripheral control and interrupt lines IRQ(maskable)interupt control from peripherals

The next few pages will introduce some of the concepts needed to understand the Colleen I/O system.

DMA (Direct Menory Access)

The primary function of the Antic chip is to fetch data from memory (independent of the microprocessor) for display on the TV screen. It does this with a technique called "direct memory access" or DMA. It requests the use of the memory address and data bus by sending a signal called HALT to the microprocessor, causing the processor to become "TRI-STATE"

(open circuit) all during the next computer cycle. The ANTIC chip then takes over the address bus and reads any data it wishes from memory. Another name for this type of DMA is "cycle stealing.

Once initiated, this DMA is completely and automatically controlled by the Antic chip without need for further microprocessor intervention. The DMA control circuit on the Antic chip resembles a small dumb microprocessor. By halting the main microprocessor it can fetch it's own instructions from memory(the display list) addressed by its program counter (display list pointer). Each instruction defines the type (alpha character or memory map), and the resolution(size of bits on the screen), and the location of data in memory, to be displayed on the next group of lines.

In order to begin this DMA the main microprocessor must store a display list of instructions in memory, store data to be displayed in memory, tell the Antic where the display list is(initalize the display list pointer) and enable the DMA control flags on the Antic(DMACTL register).

In addition to the type of DMA described above, that is used to generate Alpha Numeric characters and memory map (playfield) displays, the Antic chip simultaniously controls another DMA channel. This type of DMA addresses PLAYER-MISSILE graphics data stored in memory and passes the graphics data on to the CTIA chip graphics registers. This type of DMA (if enabled) occurs automatically interspersed with the playfield DMA described previously. This PLAYER-MISSILE DMA has no display list or instructions, and is therefore much simplier than the PLAYFIELD DMA.

In order to begin PLAYER-MISSILE DMA the main microprocessor simply tells the Antic chip where the data is located in memory (loads the player-missile base register PMBASE) and enables the proper DMA control flags on the Antic chip (DMACTL reg.) and on the CTIA chip (GRACTL reg.).

In addition to the two types of DMA described above, the Antic chip also generates DMA addresses for the refresh of the dynamic memory RAMS used in this system. This is also completly automatic and need be considered by the programmer only if he is concerned with real time programming where an exact count of the computer cycles remaining(after the 3 types of DMA have taken their cycles) is important.

The data fetched by the Antic with PLAYFIELD DMA (Alpha characters or memory map) is stored in a shift register and converted into real time serial output for transmission to the CTIA chip where it is assigned a color-luminance, and compared against other displayed objects for collision detection and priority assignment.

The data addressed by Antic PLAYER-MISSILE DMA(players and missiles) is routed directly to shift registers on the CTIA chip where it is converted into real time serial data representing individual players and missiles, which are assigned color-lum values and compared against each other and Playfield for collision detection and priority assignment.

OBJECTS

There are basically two types of objects produced by the I/O chips for display on the TV screen ; graphics objects and playfield objects. Area on the screen where there are no objects is called Background. Background is not the same as blank or black. It is simply the area where objects are not.

Graphics objects are further divided into Players and Missiles. They are limited in width to 8 bits for each player and 2 bits for each missile. Their vertical height is unlimited. Their horizontal position on the screen is determined by a horizontal position register for each object. Player-Missile data can be fetched from memory by the microprocessor or by the Antic chip (using Player-Missile DMA). This data is then stored by the microprocessor(or automatically by DMA) in registers on the CTIA chip where it is held and outputted to the TV screen whenever the horizontal sync counter equals one of the horizontal position registers. Players and missiles will appear as vertical bars unless their data registers are changed by the microprocessor(or by the data in memory if in Player Missile DMA) during the actual screen display time.

Playfield objects are further divided into Memory map and Characters. Unlike Player-Missile objects that can be moved by simply changing their horiz.position register, Playfield objects have a location on the screen that is determined by their location in memory, and by parameters stored by the microprocessor in the DMA dispragalist in memory. Memory Map playfield data is fetched from memory automatically by the Antic chip where it is placed in a shift register and converted to serial output for the TV display. Character playfield data, in contrast, requires two fetches from memory by the Antic chip. First the Antic fetches the names of the characters from memory and places them in a shift register. These character names are then used to address the actual data which is fetched from memory and converted to serial output for the TV display. All playfield serial output data passes through the CTIA chip before being sent to the TV display. There it is assigined Color-luminance and Priority and tested for Collisions with Graphics objects

COLOR LUM

A color luminance register is used on the CTIA chip for each Player-Missile and Playfield type. Each Color-lum register is loaded by the microprocessor with a code representing the desired color and luminance of it's corresponding Player-Missile or Playfield type. As the serial data passes through the CTIA chip it is "impressed" with the color and luminance values contained in these registers, before being sent to the TV display.

PRIORITY

When moving objects such as players and missiles, overlap on the TV screen(with each other or with Playfield)a decision must be made as to which object shows in front of the other. Objects which appear to pass in front of others are said to have Priority over the ones they pass in front of. Priority is assigned to all objects by the CTIA chip before the serial data from each object is combined with the other objects and sent to the TV screen.

The priority of objects can be controlled by the microprocessor by writing into the control register PRIOR. The functions of the bits in this register are given in the table on page B4.

COLLISIONS

Overlaping objects are considered to have collided. This is detected by a real time occurance of simultanious serial data from more than one object generator. Hardware register bits are used to store 60 of the possible 72 collisions. These collision bits can be read by the Microprocessor as described on pg.11 and B6.

INTERRUPTS

Interrupts are described extensively on pg. 20. Below is a brief list to itemize the types of interrupts provided.

Instruction interrupt. (requested by any display instruction) Vertical Blank int. (req. by beginning of vertical blank) Reset button int. (req. by pushing reset button on panel) Break key int. (req. by pushing break key) Other key int. (req. by pushing any key) Serial input int. (req. by serial port input) Serial output int. (req. by serial port output) Transmission finished int. (req. by serial port output) Timer interrupts (3 each, req. by audio timers)

Peripheral interrupts (2each, req. by serial port devices) Almost all of these interrupt sources can be masked on command of the microprocessor and have status bits which can be interogated and reset by the microprocessor. Even the interrupts defined as "non maskable" (NMI) on the microprocessor have mask bits on the I/O chips which can be set by the microprocessor.

₩SYN

In addition to a Vertical Blank Interupt, which allows the microprocessor to synchronize to the vertical TV display, this system also provides a Wait for Horizontal Sync (WSYN) command that allows the Microprocessor to synchronize itself to the TV horizontal line rate. This sync takes effect when the processor writes to an I/O location called WSYN, whenever it desires horizontal synchronization. Writing to this address sets a latch which pulls to zero a pin on the microprocessor called READY. When READY goes to zero the microprocessor stops and waits. The tatch is automatically reset(returning READY true) at the beginning of the next horizontal blank interval, releasing the microprocessor to resume program execution.

I SCROLL V SCROLL	X	X	XY	<u>X</u>	X	XX		X	X	XX	X	X	XX	Horizontal Scrolli Vertical Scrolling	Scrolling rolling
LD MFW SCAN			<u>^</u>	XX	X	X		5 1 2	27-0	\wedge	X	X	X	Load memory so	scan.(3 byte)
INST INTERUFT		The second second	Canal Canal	Codebility: di verte		-	X	X	X	X	X	X	X	Display instru	instruction interupt
BLK 1							000	ui u cartila aurolata	ula Talandrad Roads	128 44 e A nne an 1979				Blank 1 line	
. 2					mmäsäd guract - ,		90	andre in Analysis	unanan kuutu	tar William Big			aanusto dourto	Blank 2 lines	
" 3-7				was haddhirthid the	addresses		0	Theory or server.	MON-INFO	la datar terih wan di		WT ()-17	etted titel and e definision of the e	Blank 3 thru 7	7 lines
=	0.2			NAMES OF A COMPANY	Datus Continent		FO	March Scillars was af	CANA DE ASSAULT	معاديمون درابرد			49	Blank 8 lines	
JMP					ills we der f. de after V		81	han y 499 , Badat ³).	an a	aan - alata , % aa %			an e 197	Jump (3 byte instruction)	instruction)
JVB	14 14 14 14 14 14 14 14 14 14 14 14 14 1		VERNINGE		A HAUDINES		5	62.86°29.5° 844	WTHOMAS AND	1986 m (Alton Alton	-1- -		an san an	Jump & wait fo	for vert.Blank
CHR(40,2,8)	212	22 3	2 4	2 52	65	72	82	92 4	A2 E	B2 C2	2 D2	24	F2	((Also 3 Byte)
" (40,2,10)	01	23 3	34	3 53	2 63	22	83	93 1	A3 E	B3 C	3 D3	E3	E13		
" (40,4,8)	0.114	24 3	4 4	4 54	1 64	74	84	94 1	A4 E	B4 C4	4 D4	E4	F4		
** (40,4,16)	05 15 2	25 3	5 4	5 55	69 9	52	85	95 4	A5 E	B5 C	5 D5	ED	FIS) Mode	
" (20,5,8)	16	26 3	6 4	656	5 66	76	86	961	A6 B	B6 C6	5 D6	E6	F6	Instructions	10
" (20,5,16)	07 17 2	27 3	14	757	1 67	77	87	1 16	A7 E	B7 C7	TD7	EJ	F7		
MAP(40,4,8)	03 13 2	28 3	38 4	85 3	63	78	38	98 1	A8 E	B8 C8	3 D8	E8	F8	_	
и (80,2,4)	09 19 2	29 3	01 01	9 59	9 69	79	68	1 66	A9 E	B9 C9	60 C	E	F9		
H (80,4,4)	VI FC	2A 3	A Martin	A 5A	1 6A	TA	8A A	9A 1	AAB	BA CA	A DA	EA	FA		
" (160,2,2)	OB 1B	2B 3	384	B 5B	3 6B	7B	BB	9B	ABE	BBCB	B DB	EB		Memory Map	
и (160,2,1)	01 00	20 3	30.4	C 5C	090	70	80	106	ACE	BCCC	DC	EC	CF.	Instructions	70
" (160,4,2)	01 1D 2	2D 3	3D 4	D 5D	0 6D	7D	3D	9D /	AD E	BD CD	DD	ED	Ð		
" (160,4,1)	OE 1E 2	2E 3	YEY.	E 5E	E 6E	7E	8E	9E I	AEE	BECE	E DE	EE	FE		
H (320,2,1)	OF 1F' 2	E	2F 3F 4F	F 5F	19 E	7F	8F	H.H.6	AFE	BFCF	HOH	EF	HH		
AN N	-Ilumber		TV Col	lines ors(Ba	es p (Bac	Pr O	cell		lay	+ Playfield	73	types			
	T	9	7.7		· · ·			-	1+r r+0/	1111			-		

·...

I4.5

0 υ Ч 0 N 0 н E υ D К H S N Н \succ A Г Д S

DI

DES

VERTICAL AND HORIZONTAL FINE SCROLLING

Playfield objects are difficult to move smoothly. Memory map playfield can be moved by rewriting sections of memory, however this is extremely time consuming if large sections of the screen must be moved smoothly. Character playfield objects can be moved easily in a jerkey fasion by changing the memory scan counter, however this results in a large position jump from one character position to another, not a smooth motion. For this reason hardware registers and counters are provided to allow smooth horizontal or vertical motion, up to one character width horizontally and up to one character height vertically. After this much smooth motion has been done by increasing the value in these registers, memory is rewritten or the memory scan counter is modified and smooth motion is resumed for another character distance. The details of the use of these registers is given on pg.12 and pg.A4

LIGHT PEN

A "light pen" input is provided which is connected to the Antic chip. This light pen signal captures the value of the vertical line counter and the horizontal sync counter in two registers, PENV and PENH, whenever the signal goes from true to false because of light falling on the light pen. The microprocessor can then read these two registers to determine the pen vertical and horizontal position.

VERTICAL LINE COUNT

The microprocessor can also read a location that contains the present TV line number being displayed. This allows the microprocessor to modify the display depending on the present vertical location of the TV spot creating the display.

OBJECT GENERATION

Objects can be generated either as playfield or as playermissile graphics. (see pg 2) These are two distinct, almost independent, object generating circuits.

PLAYER-MISSILE GRAPHICS GENERATION


There are 8 graphic objects, 4 players and 4 missiles, the 4 missiles may be grouped together and used as a 5th player, these objects are positioned horizontally by 8 horz. position registers. (HPOS (X)). These registers may be reloaded at any time by the processor, allowing an object to be replicated many times across a horizontal TV line.

The shape of a player-missile, is determined by the data in its graphics register (GRAF(X)). Players have independent 8 bit graphic registers. The four missiles have 2 bit registers (located within one address). These registers may also be reloaded at any time by the processor, although they are usually changed during horizontal blank time. The data in each graphics register is placed on the display whenever the horizontal sync counter equals the corresponding horizontal position register. The same data will be displayed every line unless the graphic registers are reloaded with new data.

The player-missile graphic registers may be reloaded by the microprocessor (GRAF(X)), or automatically directly from memory with direct memory access (DMA). The programmer must place the object graphics in memory, (see pg 3). write the player-missile base address (PMBASE), and enable player-missile DMA (DMACTL, GRACTL). The transfer of object graphics from memory to display is then fully automatic.

PLAYFIELD GENERATION


Playfield is always generated by DMA. There are 4 types of playfield, each identified by its own color-lum register and collision detection. Playfield is generated by two different DMA techniques; memory map and character. Both methods provide list of instructions in memory, independent of the player-missile generation.



OBJECT DISPLAY SOURCES

2

Player-Missile Base Address (PMBASE) Nx1024 Nx2048



PLAYER-MISSILE DMA

3

PLAYFIELD DMA

Display List


The display list is a sequence of display instructions stored in memory. These instructions are either one Byte, or 3 Bytes long. The display list can be considered a display program, and the <u>Display List Counter</u> that fetches these instructions can be thought of as a display program counter. (10 bit counter plus 6 bit base reg.)

The display list counter can be initalized at any time by writing to DLISTH and DLISTL. Once initalized this counter value is used to address the display list, fetch the instruction, display 1 to 16 lines of data on the TV screen, increment the display list counter, fetch the next display instruction, and so on automatically without microprocessor control. (see pg Al for dlist bits)

Each instruction defines the type (alpha character or memory map) and the resolution (size of bits on screen) and the location of data in memory to be displayed, for a group (1 to 16) of lines. Each group of lines is called a display block.

DISPLAY INSTRUCTION FORMAT

Each intruction consists of either an Opcode only, or of an Opcode followed by 2 Bytes of operand.



Sincle Byte Display Instruction

Triple Byte Display Instruction

The Opcode is always fetched first and placed in the <u>Instruction</u> <u>Register</u>. This Opcode defines the type of instruction (one or three Byte) and will cause two more bytes to be fetched if needed. If fetched, these next 2 bytes will be placed in the <u>Memory Scan Counter</u>, or in the <u>Display List Counter</u> (if instruction is a Jump).

DISPLAY INSTRUCTION REGISTER

This register is not directly accessable by the programmer. It is loaded with the Opcode of each instruction.

D7	D6	D5	D4	D3	D2	D1	D0
Х	0	0	0	0	0	0	0
Х	0	0	1	0	0	0	0
x	1	1	1	0	0	0	0
0	х	х	x	x	x	x	х
1	x	х	x	х	x :	x	x
x	0	x	x	0	0	0	1
x	1	x	x	0	0	0	1

Blank 1 line)	Actually
Blank 2 lines	Background
Blank 2 lines >	color-lum
Blank 8 lines /	not black.

No Interrupt

Interrupt (bit 7 of NMI status)

Jump

Jump and wait (no display) until end of next vertical blank time. (Jumps are 3 bytes and they reload display list counter)

No Interrupt

Interrupt(bit 7 of NMI Statue)

One Byte Inst. 3 Byte inst. (Reload Mem. Scan Counter) No Vertical Scroll Vertical Scroll No Horizontal Scroll Horizontal Scroll

Display Mode Opcodes (Jump & Blank Excluded) See list of Display Modes on pg. 7 10 & 11

MEMORY SCAN COUNTER

0

1

x

x

0

1

x

X

x

x

0

1

x

X

x

x

x

х

0

1

х

x

x

х

 \mathbf{x}

х

x

X

x

X

x

x

x

х

x

x

x

x

x

X

х

х

х

X

x

x

х

x

х

x

х


This counter is not directly accessable by the programmer. It is loaded with the value in the last 2 Bytes of a 3 Byte (non Jump) instruction.

This counter points to the location (address) in memory of data to be directly displayed (memory map display) or to the location of character name strings to be indirectly displayed (character display).


A single Byte instruction does not reload this counter. This implies a continuation in memory of data to be displayed from that displayed by the previous instruction. Since this counter really Consists of 4 bits of register and 12 bits of actual counter, a continuous memory block cannot cross 4K Byte memory boundaries, unless the counter is repositioned with a 3 byte type of instruction. (Non Jump 3 byte instruction)

MEMORY MAP DISPLAYS

Display data is fetched directly by the memory scan counter and placed in a shift register. This shift register is used to display as many lines as required by the display instruction.



Some instructions compress data in the shift register to give a two bit deep display. The two bits of depth allow each display dat to be identified as background (Both Bits Zero) or as one of 3 types of playfield.



6

MEMORY MAP DISPLAY INSTRUCTIONS


Data in memory (addressed by the memory scan counter) is displayed directly, when executing a memory map display instruction. As data is being displayed it is also stored in a shift register so that it can be redisplayed for a many TV lines as required by the instruction.

Basic	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	-(Instruction Register Bits)	Std. Horiz Bits	Color	1	
mode	3210	Output Displayed by each Byte	Displ	Lum	Lines	Data
8	1 1 1 1	$\frac{7/6/5/4/3/2/10}{1} \downarrow 1 \text{ lobs-} \\ \frac{1}{2} \text{ Clock } \rightarrow \not\leftarrow \uparrow \\ 1 \text{ TV Line} \\ 1 \text{ TV Line} \\ \frac{1}{2} \text{ Clock } \rightarrow \not\leftarrow \uparrow \\ 1 \text{ TV Line} \\ \frac{1}{2} \text{ Clock } \rightarrow \not\leftarrow \uparrow \\ 1 \text{ TV Line} \\ \frac{1}{2} \text{ Clock } \rightarrow \not\leftarrow \uparrow \\ 1 \text{ TV Line} \\ \frac{1}{2} \text{ Clock } \rightarrow \not\leftarrow \uparrow \\ 1 \text{ TV Line} \\ \frac{1}{2} \text{ Clock } \rightarrow \not\leftarrow \uparrow \\ 1 \text{ TV Line} \\ \frac{1}{2} \text{ Clock } \rightarrow \not\leftarrow \uparrow \\ 1 \text{ TV Line} \\ \frac{1}{2} \text{ Clock } \rightarrow \not\leftarrow \uparrow \\ 1 \text{ TV Line} \\ \frac{1}{2} \text{ Clock } \rightarrow \not\leftarrow \uparrow \\ 1 \text{ TV Line} \\ \frac{1}{2} \text{ Clock } \rightarrow \not\leftarrow \uparrow \\ 1 \text{ TV Line} \\ \frac{1}{2} \text{ Clock } \rightarrow \not\leftarrow \uparrow \\ 1 \text{ TV Line} \\ \frac{1}{2} \text{ Clock } \rightarrow \not\leftarrow \uparrow \\ 1 \text{ TV Line} \\ \frac{1}{2} \text{ Clock } \rightarrow \not\leftarrow \uparrow \\ 1 \text{ TV Line} \\ \frac{1}{2} \text{ Clock } \rightarrow \not\leftarrow \uparrow \\ 1 \text{ TV Line} \\ \frac{1}{2} \text{ Clock } \rightarrow \not\leftarrow \uparrow \\ 1 \text{ TV Line} \\ \frac{1}{2} \text{ Clock } \rightarrow \not\leftarrow \uparrow \\ 1 \text{ TV Line} \\ \frac{1}{2} \text{ Clock } \rightarrow \not\leftarrow \uparrow \\ 1 \text{ TV Line} \\ \frac{1}{2} \text{ Clock } \rightarrow \not\leftarrow \uparrow \\ 1 \text{ TV Line} \\ \frac{1}{2} \text{ Clock } \rightarrow \not\leftarrow \downarrow \\ 1 \text{ TV Line} \\ \frac{1}{2} \text{ Clock } \rightarrow \not\leftarrow \downarrow \\ 1 \text{ TV Line} \\ \frac{1}{2} \text{ Clock } \rightarrow \not\leftarrow \downarrow \\ 1 \text{ TV Line} \\ \frac{1}{2} \text{ Clock } \rightarrow \not\leftarrow \downarrow \\ 1 \text{ TV Line } \\ \frac{1}{2} \text{ Clock } \rightarrow \not\leftarrow \downarrow \\ 1 \text{ TV Line } \\ \frac{1}{2} \text{ Clock } \rightarrow \not\leftarrow \downarrow \\ 1 \text{ Clock } \rightarrow \not\leftarrow \downarrow \\ 1 \text{ TV Line } \\ \frac{1}{2} \text{ Clock } \rightarrow \not\leftarrow \downarrow \\ 1 \text{ Clock } \rightarrow \not\leftarrow \downarrow \end{matrix}$	320	PF2 Ø PF1 1 (Lum only)	1	
-	1 1 1 0	1 Clock \uparrow 1 TV Line	160	BK PF1 / PF2 2 PF3 3	1	
7	1 1 0 1	1 Clock 72 TV Lines	160	BK Ø PFO I PF1 ² PF2 ³	2	•
-	1 1 0 0	1 Clock = 1 TV Line	160	BK PF0	1 .	
6	1 0 1 1	1 Clock 2 TV Lines	160	BK Ø PFØ 1	2	
5	1010	2 Clocks F 1/4 TV Lines	80	BK Ø PFO 1 PF1 2 PF2 3	4	
4	1001	2 Clocks < 4 TV Lines	80	BK Ø PFQ J	4	
3	1000	4 Clocks 18 TV Lines	40	BK ¢ PF0 1 PF1 2 PF2 3	8	
	Note:	All memory map and character instruct display data as one of 4 types of pla	ions - ayfield	or	l	0

display data as one of 4 types of playfield or background, each with it's own separate color-lum register. 7


CHARACTER DISPLAYS

Character names (codes) are fetched by the memory scan counter, and are placed in a shift register. On any given line of display, the shift register rotates changing only the name portion of the character address. as shown below.



After a full line of character data has been displayed the \triangle line counter increments. The next line again addresses all characters by name for that \triangle line number.

Only the most significant 6 or 7 bits of the character base register are used in the final address, depending on the instruction type. Character sets therefore come in 2 different sizes; 512, and 1024 Total Bytes (Max).



Char. Instruc Code	Char. Display Type	Set Length Base Reso Iution	Number of Char. in set	Bytes Per char.
011X	20x5	512 Bytes	64	8
010X	40x4	1024 Bytes	128	8
001X	40x2	1024 Bytes	128	8
Character. per une	s #of col	L Base	= N x Blo	ck Lengtl


Different portions of the character name are used in the final address, also depending on the instruction type as shown in the following list of character instructions.

CHARACTER DISPLAY INSTRUCTIONS

Data in memory (addressed by the memory scan counter) is not displayed directly when executing a character display instruction. The memory scan counter points instead to a list of character names. This list of names might for example contain the ASCII code names for alpha-numeric characters to be displayed. This name list is fetched by the memory scan counter and placed in a shift register. These character names are then combined with the TV line count, and the character base address, to create the <u>character address</u>. That actually fetches character data to be displayed. (see "CHBASE" pg. D40F)

IR BITS	Output Displayed by each Byte (All Characters are 8 Bytes High)	Std Horz Char Disp	Color lum	Inst. Vert. TV Lines	data= X
0 1 1 1 (20x5)	1 Clock $1 \neq 2$ Data 76543210 \rightarrow Background (Four PF) Codes Name 76543210 (Used in Character Address	20	BK # PF9 \$ PF1 <i>i</i> PF2 2 <u>PF3</u> 3 =5	16	Nane Bits
0 1 1 0	Same as above except each data Byte shown for 1 line instead of 2	20	same	8	
0 1 0 1 (40x4)	1 Clock Data Name 7 6 5 4 3 2 1 0 Used in Char. Add.	[11= if or	BK \circ PF0 1 PF1 2 PF2 3 =4 PF3 CH 7= PF2 bit 7 of	16] name=Ø	
0 1 0 0	Same as above except each data Byte shown for 1 line instead of 2	40	Same	8	

Character Display Instructions



HARDWARE COLLISION DETECTION

60 bits of collision register are provided to detect and store overlap (hits) between players, missiles and playfield. These collisions can be read by the microprocessor from addresses D000 through D00F.

16 bits for Missile to Playfield

16 bits for Player to Playfield

16 bits for Missile to Playfield

12 bits for Player to Player (P0 to P0 always reads as zero. ETC.)

The $\frac{1}{2}$ clock memory map mode (IR code 1111) and the $\frac{1}{2}$ clock Character mode (IR codes 0011 and 0010) are both playfield type 2 and collisions will be stored in bit 2 of the playfield collision registers.

VERTICAL SCROLLING, DETAILS OF OPERATION

For vertical scrolling of a zone of display on the screen, The display blocks at the upper and lower boundries of that zone must have a variable vertical size. In particular, the first display block within that zone must be shortened from the top, and the last display block must be shortened from the bottom.


The vertical dimension of each display block is controlled by a 4 bit counter within the Antic, called the 'delta counter' (DCTR). Without vertical scrolling, it starts at \emptyset on the first line, and counts up to a standard value, determined by the current display instruction. (Ex: for upper and lower case text display, the end value is 9. For 5 color character displays, it is 7 or 15).

Bit 5 of the instruction controls vertical scrolling If Bit 5 goes from \emptyset to 1 between two display blocks, the second block will start with the Delta Counter loaded with the 4 bit value in the vscroll register, instead of \emptyset , shortening it from the top.

If bit 5 of the instruction goes from 1 to \emptyset between two consecutive display blocks, the second block will start with Delta = \emptyset , as usual, but will count up until delta=vscroll, instead of the standard value. This shortens that display block from the bottom.

If bit 5 of the instruction does not change between consecutive display blocks, vertical scrolling does not occur.

To define a vertically scrolled zone, the most direct method is to set bit 5 = 1 in the first display instruction for that zone, and in all consecutive blocks but the last one. If the vscroll register is not rewritten on the fly, this results in a total scrolled zone that has a constant number of lines (provided that the vscroll value does not exceed the standard individual clock size). If N is the standard block size, the top block will be n-vscroll lines (n>vscroll), and the last clock will be vscroll+1 lines: (N-vscroll) + vscroll+1= N + 1. Shown below is an example of a scrolled zone, top block, middle block, and bottom block, for 8 vscroll values for n=8.



AUDIO

There are 4 semi-independent audio channels, each with its own frequency, noise, and volume control. Each has an 8 bit "divide by N" frequency divider, controlled by an 8 bit register (AUDFX). (See audio-serial port block diagram). Each channel also has an 8 bit control register (AUDCX) which selects the noise (poly counter) content, and the volume.


FREQUENCY DIVIDERS

All 4 freq. dividers can be clocked simultaniously from 64 KHZ or 15 KHZ. (AUDCTL bit 0). Freq. dividers 1 and 3 can alternately be clocked from 1.79 MHZ (AUDCTL bit 6,5). Dividers 2 and 4 can alternately be clocked with the output of dividers 1 and 3 (AUDCTL bits 4,3) This allows the following options; 4 channels of 8 bits resolution, 2 channels of 16 bit resolution, or 1 channel of 16 bit and 2 channels of 8 bit.


POLY NOISE COUNTERS

There are 3 polynomial counters (17 bit, 5 bit and 4 bit) used to generate random noise. The 17 bit poly counter can be reduced to 9 bits (AUDCTL bit 7). These counter are all clocked by 1.79 MHZ. Their outputs however can be sampled independently by the four audio channels at a rate determined by each channel's frequency divider. Thus each channel appears to contain separate poly counters (3 types) clocked at its own frequency. This poly counter noise sampling is controlled by bits 5, 6 and 7 of each AUDCX register. Because the poly counters are sampled by the "divide by N" frequency divider, the output obviously cannot change faster than the sampling rate. In these modes (poly noise outputed) the dividers are therefore acting as "low pass" filter clocks, allowing only the low frequency noise to pass.


The output of the noise control circuit described above consists of pure tones (square wave type), or polynomial counter noise at a maximum frequency set by the "divide by N" counter (low pass clock). This output can be routed through a high pass filter if desired, (AUDCTL bits 1 and 2).



Any channel noise output (without high pass filter)



VOL



AUDIO NOISE FILTERS

HIGH PASS FILTERS

The high pass filter consists of a "D" flip flop and an exclusive-OR Gate. The noise control circuit output is sampled by this flip flop at a rate set by the "High Pass" clock. The input and output of the Flip Flop Pass through the exclusive-OR Gate. If the flip flop input is changing much faster than the clock rate, the signal will pass easily through the Ex.-OR Gate. However if it is lower than the clock rate, the flip flop output will tend to follow the input and the two Ex. - OR gate inputs will mostly be identical (11 or 00) giving very little output. This gives the effect of a crude high pass filter, passing noise whose minimum frequency is set by the high pass clock rate. Only channels 1 and 2 have such a high pass filter. The high pass clock for channel 1 comes from channel 3 divider. The high pass clock for channel 2 comes from channel 4 divider. This filter is included only if bit 1 or 2 of AUDCTL is true.

VOLUME CONTROL

A volume control circuit is placed at the output of each channel. This is a crude 4 bit digital to analog converter that allows selection of one of 16 possible output current levels for a logic true audio input. A logic zero audio input to this volume circuit always gives an open circuit (zero current) output. The volume selection is controled by bits 0 thru 3 of AUDCX. "Volume Control only" mode can be invoked by forcing this circuit's audio input true with bit 4 of AUDCX. In this mode the dividers, noise counters, and filter circuits are all disconnected from the channel output. Only the volume control bits (o-3 of AUDCX) determine the channel output current.

The audio output of any channel can be completely turned off by writing zero to the volume control bits of AUDCX. All ones gives maximum volume.

SERIAL PORT

General

The serial port consists of a serial data output (transmission) line, a serial data input (receiver) line, a serial output clock line, a bidirectional serial data clock line, and other misc. control lines described in the chapter called "Serial Port Protocol". Data is transmitted and received as 8 bits of serial data preceeded by a logic zero start bit, and succeeded by a logic true stop bit. Input and output clocks are <u>equal</u> to the baud (bit) rate, <u>not 16 times</u> baud rate. Transmitted data changes when the output clock goes true. Received data is sampled when the input clock goes to zero.

SERIAL OUTPUT

The transmission sequence begins when the processor writes 8 bits of parallel data into the serial output register (SEROUT)(see audio and serial port block diagram). When any previous data byte transmission is finished the hardware will automatically transfer <u>new</u> data from (SEROUT) to the output shift register, interrupt the processor to indicate an empty (SEROUT)register (ready to be reloaded with the next byte of data), and automatically serially transmit the shift register contents with start-stop bits attached. If the processor responds to the interrupt, and reloads SEROUT before the shift register is completely transmitted, the serial transmission will be smooth and continuous.

Output data is normally transmitted as logic levels (+4V=true OV=False). Data can also be transmitted as two tone information. This mode is selected by bit 3 of SERCTL. In this mode audio channel 1 is transmitted in place of logic true, and audio channel 2 in place of logic zero. Channel 2 must be the lower tone of the tone pair.

The processor can force the data output line to zero (or to audio ch. 2, if in two tone mode) by setting bit 7 of SERCTL. This is required to force a break (10 zeros) code transmission.

SERIAL OUTPUT CLOCK

The serial output data always changes when the serial output clock goes true. The clock then returns to zero in the center of the output data bit time.

The baud (bit) rate of the data and clock is determined by: audio channel 4 audio channel 2, or by the input clock, depending on the serial mode selected by bits 4, 5, 6 of SERCTL. (See chart at end of this section.)

SERIAL INPUT

The receiving sequence begins when the hardware has received a complete 8 bit serial data word plus start and stop bits. This data is automatically transferred to the 8 bit parallel input register (SERIN), and the processor is interrupted to indicate an input data byte ready to read in SERIN. The processor must respond to this interrupt, and read SERIN, before the next input data word reception is complete, otherwise an input data "over-run" will occur. This over run will be indicated by bit 5 of SKSTAT. (If bit 5 of IRQST is not RESET (true) before next input complete), and means input data has been lost. This bit should be tested whenever SERIN is read. Bit 7 of SKSTAT should also be tested to detect frame errors caused by extra (or missing) data bits.

DIRECT SERIAL INPUT

The serial data input line can be read directly by the microprocessor if desired, ignoring the shift register, by reading bit 4 of SKSTAT.

BI-DIRECTIONAL CLOCK

This clock line is used to either receive a clock from an external clock source for clocking transmitted or received data, or is used to supply a clock to external devices indicating the transmit or reception rate. This clock line direction is determined by the serial mode selected by bits 4, 5, 6 of SERCIL. (See mode chart at the end of this section). Transmitted data changes on the rising edge of this clock. Received data is sampled on the trailing edge of this clock.

ASYNCHRONOUS SERIAL INPUT

Unclocked serial data (at an approximately known $(\pm 5\%)$ rate) can be received in the asynchronous modes. The receive (input) shift register is clocked by audio channel 4, channels 3 & 4 should be used together (AUDCTL bit 3=1) for increased resolution. In async. modes, channels 3 and 4 are reset by each start bit at the beginning of each serial data byte. This allows the serial data rate to be slightly different from the rate set by channels 3 & 4.

SERIAL MODE CONTROL


There are 6 useful modes (of the possible 8) controlled by bits 4, 5, 6 of SERCIL. These are described on the next page.

Note that two tone output (bit 3 of SERCTL) may be used in any of these modes except for the bottom pair. This is because chan 2 is used to set the output transmit rate and is therefore not available for one of the 2 tones.

Note that the output clock rate is identical to the output data rate.

SERIAL MODE CONTROL

(see also register description SERCTL) SKCTL



Two tone (bit 3) not useable in these modes

19

INTERRUPT SYSTEM

General

There are two basic types of interrupts defined on the microprocessor; NMI (non maskable interrupt) and IRQ (interrupt request) it is recommended that a thorough understanding of these interrupt types be acquired by reading all chapters concerning interrupts in the 6502 microprocessor programming and hardware manuals.

In this system NMI interrupts are used for video display and reset. IRQ interrupts are used for serial port communication, peripheral device, timers, and keyboard inputs.

NMI Interrupts

Even though NMI interrupts are "unmaskable" on the microprocessor, this system has interrupt enable (mask) bits for NMI function. (Bits 6, 7 of NMIEN) when these bits are zero NMI interrupts are disabled (masked) and prevented from causing a microprocessor NMI interrupt. (see NMIEN register description) The 3 types of NMI interrupts are:

- 1. D7 = <u>Instruction Interrupt</u> (during display time any display instruction with bit 7=1 will cause this interrupt to occur (if enabled) at the start of the last video line of the mode)
- 2. D6 = <u>Vertical Blank Interrupt</u> (interrupt occurs (if enabled) at the beginning of the vertical blank time interval.)
- 3. D5 = <u>Reset Button Interrupt</u> (pushing the front panel reset button will cause this interrupt to occur).

Since any of these interrupts will cause the processor to jump to the same NMI address, the system also has NMI status bits which may be examined by the processor to determine which source caused the NMI interrupt. Bits 5, 6, 7 of NMIST serve this function. (see NMIST register description). These status bits are set by the corresponding interrupt function (even if the interrupt is masked from the processor by NMIEN). The status bits may be reset together by writing to the address NMIRES.

Two of the interrupt enable bits (bits 6, 7of NMIEN) are cleared automatically during system power turn on and therefore these NMI interrupts are initally disabled (masked), preventing any power turn on service routine from being interrupted before proper initalization of registers and pointers. *They can then be enabled by the processor whenever desired, by writing into bits 6 or 7 of NMIEN. Except for the reset button interrupt, they can also be disabled by the processor by writing a zero into bits 6 or 7 of NMIEN. The reset button cannot be disabled, allowing an unstopable escape from any possible "hangup" condition.

These NMI interrupt functions are each separated in time (to prevent overlaps) and converted to pulses by the system hardware, in order to supply NMI transisitions required by the microprocessor logic.

*NOTE: That bit 5 is never disabled and therefore the Reset Button should not be pressed during power turn on.

IRQ Interrupts

IRQ interrupts are all "maskable" together by one bit of the status register on the microprocessor. This bit is set to the disable condition automatically by power turn on to prevent interrupt of power turn on service routines. In addition to this processor IRQ mask bit, there are separate system IRQ interrupt enable bits for each IRQ interrupt function (bits 0 thru 7 of IRQEN). These bits are <u>not</u> initalized by power turn on, and must be initalized by the program before enabling the processor IRQ. The 8 types of IRQ interrupts are;

- D7 = BREAK KEY (depression of the break key)
- D6 = OTHER KEY (" of any other key)
- D5 = SERIAL INPUT READY (Byte of serial data has been received and is ready to be read by the processor in SERIN register)
- D4 = SERIAL OUTPUT NEEDED (Byte of serial data is being transmitted and SEROUT is ready to be written to again by the processor)
- D3 = TRANSMISSION FINISHED (serial data transmission is finished. Output shift register is empty)
- D2 = TIMER #4 (audio divider #4 has counted down to zero)
- D1 = TIMER #2 (audio divider #2 has counted down to zero)
- DO = TIMER #1 (audio divider #1 has counted down to zero)

In addition to the above IRQ interrupts (enabled by bits 0 thru 7 of IRQEN and identified by status bits 0 thru 7 of IRQST) there are two more system IRQ interrupts.

- D7 of PACTL = peripheral "A" interrupt status bit
- DO of PACTL = peripheral "A" interrupt enable bit
- D7 of PBCTL = peripheral "B" interrupt status bit
- DO of PBCTL = peripheral "B" interrupt enable bit


These last two interrupts are automatically disabled by power turn on, and their status bits are reset by reading from port A register and port B register. (See PORTA, PACTL, PORTB, PBCTL Register descriptions).


The IRQEN register, like the NMIEN register, enables interrupts when it's bits are 1 (logic true). The IRQST however (unlike the NMIST) has interrupt status bits that are normally logic true, and 90 to zero to indicate 'an interrupt request. The IRQST status bits are reset (returned to logic true) only by writing a zero into the corresponding IRQEN bit. This will disable the interrupt and simutanously reset (put true) the interrupt status bit. *Note, bit 3 of IRQST is not a latch and does not get reset by interrupt disable. It is zero when the serial out is empty (out finished) and true when it is not.


INTERUPT SUMMARY


NAME	FUNCTIONS	ENABLE	STATUS	STATUS RESET
NMI INTERUPTS	Display <u>Instruct</u> <u>Vert. Blk</u> . Reset Button	NMIEN (Bits 6, thru 7) Norm. Zero (Disabled)	NMIST (Bits 5thru7) Norm. Zero (no interrupt)	Àddress NMIRES (Resets all NMI status together)
,	<u>KEYS</u> Serial <u>ports</u> Timers	IRQEN (Bits 0 thru7) zero is (Disabled)*	IRQST (Bits Othru7) Norm. True (no interrupt)	Corresponding
IRQ Interupts	Periph. A	D9 of PACTL Norm. Zero (Disabled)	D7 of PACTL Norm Zero (no interrupt)	Reset by Reading PortA) Register
	Perip. B	D9 of PBLTL Norm Zero (Disabled)	D7 of PBCTL Norm Zero (no interrupt	Reset by Reading PortB) Register

*Note: IRQEN is not automatically cleared at Power Turn On.










DMACTL (Direct Memory Access Control)

This address writes data into the DMA Control Register



DLISTL (Display List Low)

This address writes data into the low Byte of the Display List Counter.

D7	D6	D5	D4	D3	D2	D1	D0	E Display List Counter
7	6	5	4	3	2	1	θ	<pre>bit position</pre>

DLISTH (Display List High)

This address writes data into the high BYTE of the Display List Counter

D7 D6 D5 D4 D3 D2 D1 D9 15 14 13 12 11 10 9 8 \leftarrow Display List Counter bit position

The Display List is a list of display instructions in memory. These instructions are addressed by the Display List Counter. Loading these registers defines the address of the beginning of the Display , List.

 Note: The top 6 bits are latches only and have no count capability, therefore the Display List can not cross a 1K byte memory boundary without the use of a jump instruction.

D400

D402

D403

CHACTL (Character Control)

This address writes data into the Character Control Register

Not Used	D2	D1	DQ	

D2 Character Vertical Reflect Bit

This bit is sampled at the beginning of each line of characters. If true it causes the line of characters to reflect (invert) vertically.

- D1 Character Video Invert Flag (used for 40 Char. Mode only) If bit 7 of character code is true this flag causes that character to be black on white.
- D0 Character Blank (Blink) Flag (used for 40 char. mode only) If bit 7 of character code is true this flag causes that character to blank.

NMIEN (Non Maskable Interrupt Enable)

This address writes data to the NMI interrupt enable bits. When these bits are zero the interrupts are disabled (masked).

D7 D6 Not Used	D7	D6	Not Used
----------------	----	----	----------

- D7 Instruction (Disp. List Inst.) Interrupt Enable This bit is cleared by Power Reset, and may be set or cleared by the processor.
- D6 Vert. Blank Inerrupt Enable This bit is cleared by Power Reset, and may be set or cleared by the processor

Reset Button Interrupt

This interrupt is always enabled. Reset Button Should not be pressed during power turn on.

D40E

<u>NMIST</u> (Non Maskable Interrupt Status)

This address reads the NMI Status Reg.


D7 D6 D5 Not Used								
D7 This bit identifies an NMI interrupt caused by bit 7 of a Display List Instruction								
D6 This bit identifies an NMI interrupt caused by the beginning of vertical blank								
D5 This bit identifies an NMI interrupt caused by the Reset Button.								
<u>NMIRES</u> (NMI Status Reg. Reset) D40F								
This write address resets the Non Maskable Interrupt Status Register (NMIST).								
Not Used								
CHBASE (Character Address Base Register) D409 This address writes data into the Character Address Base Register								
D7 D6 D5 D4 D3 D2 D1 vsed D7 D6 D5 D4 D3 D2 D1 vsed in 20 x 5 char mode								
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0								
Base Reg. Char. Name Char. Line								
CHARACTER ADDRESS								
PMBASE(Player-Missile Address Base Register)D407This address writes data into the Player-Missile Address Base Register								
D7 D6 D5 D4 D3 D2 Used								
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 2 line								
Base Reg. Missile Scan Counter								
PLAYER-MISSILE ADDRESS 1 line rescinition								

3

D40F

HSCROL (Horizontal Scroll Register)

This address writes data into the Horizontal Scroll Register




0 to 15 color Clock Right Shifts

Note: This number defines the number of horiz. color clock right shifts of displayed data being horizontally scrolled. Data is horiz. scrolled if the Display List Instruction contains al in it's H SCROLL Flag bit (bit 4 of instruction Byte)

When horizontal scrolling is enabled, more bytes of data are needed. For a narrow playfield (see DMACTL bits 1 and 0) there should be the same number of bytes per line as for standard playfield with no scrolling. Similarly, for standard playfield use the same number of bytes as for the wide playfield, there is no change in the number of bytes and background color is shifted in. Players and missiles are not scrolled.

<u>VSCROL</u> (Vertical Scroll Register) This address writes data into the Vertical Scroll Register



3 bits used for 8 line display modes


4 bits used for 16 line display modes

Note: This number defines the number of upward lines of vertical picture shift in any screen area being vertically scrolled. Data is vertically scrolled if the display list instruction contains al in its VSCROL Flag bit (bit 5 of instruction byte). The scrolled area will terminate with the first instruction having a zero in bit 5.

D405

VCOUNT (Vertical Counter) *See note at bottom of page

This address reads the Vertical Counter (8 most significant bits)




This address sets a latch that pulls down on the RDY line to the microprocessor, causing it to wait until this latch is automatically reset by the beginning of horizontal blank.

*	NTSC VCOUNT 7C 7D 7E 03	Line #	vertical blank
	04 05	22 24	
	7B	261	

GRACTL (Graphics Control)

This address writes data to the Graphic Control Register



Note: DMACTL Register Also controls playermissile DMA

- D2 Enable latches on TRIG $\theta \rightarrow$ TRIG 3 inputs (latches are cleared and TRIG $\theta \rightarrow$ TRIG 3 act as normal inputs when this control bit is zero)
- D1 Enable player DMA to Player Graphics Regs.
- DO Enable Missile DMA to Missile Graphics Regs.

GRAFP9 -> GRAFP3 (Player Graphics Registers)

These addresses write data directly into the Player Graphics Registers, independent of DMA.

D7	D6	D5	D4	D3	D2	D1	DO
ŧŧ	-	Pla	yer	on	TV S	R	ight

GRAFM (Missile Graphics Register)

This address writes data directly into the Missile Graphics Register, Independent of DMA.

D7	D6	D5	D4	D3	D2	D1	DØ
L	R,	L	R	L	R,	L	R
	\sim	-	\sim		~		
N	13	M	12	M1		1	мQ


HPOSP $\theta \rightarrow$ HPOSP3 (Player Horiz. Position)

These addresses write data into the Player Horizontal Position Register

D7	D6	D5	D4	D3	D2	D1	DØ		
_0	_0	_ 1	0	0	1	0	0	Left edge of screen	
1	ī	0	1	1	1	0	1	Right edge of screen	D000 D00 D00

6

These address writes data into the Missile Horizontal Position Registers



Left edge of screen

Right edge of screen

Horz. Size Reg. (Player)

Normal size Twice Size Normal size 4 times size


 $\underline{SIZEP0 \rightarrow SIZEP3} \qquad (Player Size)$

These addresses write data into the Player Size Control Registers

Not Used	D1	DØ
	0	0
	0	1
	1	0
	1	1

SIZEM (Missile Size)

This address writes data into the Missile Size Control Register.



VDELAY (Vertical Delay)

This address writes data into the Vertical Delay Register

D7	D6	D5	D4	D3	D2	D1	DQ		When line
Р3	P2	P1	PQ	м3	M2	M1	MQ	-	down

Then operating in the two ine DMA mode these bits will move these objects down by one TV line

D004 D005

D006

D007


D008 D009

DOOA

DOOB

D006

These addresses write to the Player-Missile Color-Lum Registers. Missiles have the same color-lum as their player unless missiles are used as a 5th player (see bit 4 of PRIOR)



(see "COLBAK" for bit assignments)

(see COLBAK for bit assignment)

COLPFO -> COLPF3 (Playfield Color) These addresses write data to the Playfield Color-Lum Registers.	D016 D017 D018 D019
---	------------------------------

	D7	D6	D5	D4	D3	D2	D1	D0	
J				And the second s					

COLBAK

(Background Color)

This address writes data to the Background Color-Lum Register

D7	D6	D5	D4	D3	D2	D1	Not Used			
			v	0	0	0		Zero	luminance	(black)
X	Х	Х	х	0	0	0				
					ETC					
				1	1	1		Max.	luminance	(white)
0	0	0	01	gra						
0	0	1	01		nge I-ora	inge				
0	1	0	01	pūi	ple					
0	1	1	0,			-blue				
1	0	0	01		ht k					
1	0	1	01	-	guoi					
1	1	0	01	gre ge	llow-	-gree	n			
1	1	1	01	91g	htea	gree	ne			

D01A


D012 D013 D014

PRIOR (Priority)

This address writes data into the Priority Control Register



- D5 <u>Multi Color Player Enable</u>. This bit causes the logical "or" function of the bits of the colors of Player 0 with Player 1, and also of Player 2 with Player 3. This permits overlaping the position of 2 players with a choice of 3 colors in the overlaped region.
- D4 Fifth Player Enable. This bit causes all missiles to assume the color of Playfield Type 3. This allows missiles to be positioned together with a common color for use as a fifth player type object.
- D3, D2, D1, D0 <u>Priority Select</u> (Mutually Exclusive) These bits select one of 4 types of priority. Objects with higher priority will appear to move in front of objects with lower priority.



- NOTE: The use of Priority bits in a "non exclusive" mode (more than 1 bit true) will result in objects (whose priorities are in conflict) turning BLACK in the overlap region.
- EXAMPLE PRIOR code = 1010 This will black P0 or P1 if they are over PF0 or PF1. It will also black P2 or P3 if they are over PF2 or PF3.

D01B

These addresses read port pins normally connected to the controller trigger buttons.

Not Used (Zero Forced) DQ

(All are read in $D\Theta$) (Button zeros input) *See Note Below

CONSOL (Console Switch Port)

This address reads or writes data from the console switches and indicators

Not Used					
(zero Fored)	D3	D2	D1	DQ	

Zeros must be written to this address in order to read the switches.

Ones written will pull down on the switch line. see CONSOL assignments below *

TRIG $\boldsymbol{\theta}$ thru TRIG 3 are normally read directly by UP. *Note: However if bit 2 of GRACTL is 1 these inputs are latched whenever they go to logic zero. These latches are reset (true) when bit 2 of GRACTL=0.

*CONSOL Bit Assignment:

- DØ Game Start
- D1
- D2
- Option Select
- Loudspeaker D3

10

D01F


D010

D011 D012

- & means suitch pressed
- Game Select

MOPF, M1PF, M2PF, M3PF (Missile to Playfield Collisions) D000 D001 D002 D003 These addresses read Millile to Playfield Collisions. Not Used D1 Dθ (zero forced) D3 D2 | 3 Playfield Type 2 1 θ POPF, P1PF, P2PF, P3PF (Player to Playfield Collisions) D004 D005 These addresses read Player to Playfield Collisions. D006 D007 Not Used (zero forced) D3 D2 D1 DQ Playfield Type 3 2 1 0 MOPL, M1PL, M2PL, M3PL (Missile to Player Collision) D008 D009 These addresses read Missile to Player Collisions DOOA DOOB Not Used (zero forced) D3 D2 D1 DQ 3 2 1 0 Player Type POPL, P1PL, P2PL, P3PL (Player to Player Collisions) DOOC DOOD These addresses read Player to Player Collisions DOOE DOOF Not Used (zero forced) D2 DQ D3 D13 2 1 0 Player Type (Player 0 against Player 0 is always a zero). Etc. DO1E (Collision "HIT" Clear) HITCLR This write address clears all collision bits described above Not Used

These addresses read the value (1 to 228) of 8 pots connected to the 8 line pot port.



This write address starts the pot scan sequence. The pot values (POT9 -> POT7) should be read first. This write strobe is then used causing the following sequence.

- 1. Scan Counter cleared to zero.
- 2. Capacitor dump transistors turned off.
- 3. Scan Counter begins counting
- Counter value captured in each of 8 registers 4. (POT9 > POT7) as each pot line crosses trigger voltage.
- Counter reaches 228, capacitor dump transistors turned on. 5.

This address reads the Keyboard Code, and is usually read in response to a Keyboard Interrupt (IRQ and bits 6 or 7 IRQST)

D7	D6	D5	D4	D3	D2	D1	DQ

D7 = Cntl Key D6 = Shift Key

KEYCODE TO ATASCII CONVERSION

Key Code	Кеу Сар	L.C.	U.C.	CTRL	Key Code	Кеу Сар	L.C.	U.C.	CTRL
00	L	6C	4C	0C	20	3	2C	5B	00
01	J	6A	4A	0A	21	SPACE	20	20	20
02	;	3B	3A	7B	22		2E	5D	60
03					23	N	6E	4E	0E
04					24				
05	K	6B	4B	OB	25	М	6D	4D	OD
06	+	2B	5C	1E	26	1	2F	3F	
07	*	2A	5E	lF	27	JIL	*	*	*
08	0	76F		OF	28	R	72	52	12
09	Ŭ	9- 01			29				
0A	P	70	50	10	2A	E	65	45	05
OB	U	75	55	15	2B	Y	79	59	19
00	RET	9B	9B	9B	2C	TAB	7F	9F	9E
0D	I	69	49	09	2D	Т	74	54	14
0E	-	2D	5F -	10	2E	W	77	57	17
OF	=	3D	70	1D	2F	Q	71	51	11
10	v	76	56	16	30	9	39	28	
11		1.0			31				
12	с	63	43	03	32	0	30	29	
13	Ŭ				33	7	37	27	
14					34	BACKS	7E	9C	FE
15	в	62	42	02	35	8	38	40	
16	x	78	58	18	36	<	3C	7D	7 D
17	Z	7A	5A	1A	37	>	3E	9D	FF
18	4	34	24		38	F	66	46	06
19					39	H	68	48	08
14	3	33	23	*	3A	D	64	44	04
1B	6	36	26		3B				
10	ESC	1B	1B	1B	3C	CAPS	*	*	*
1D	5	35	25		3D	G	67	47	07
1E	2	32	22	FD	3E	S	73	53	13
1F	1	31	21	*	3F	A	61	41	01

* = special handling

This address writes data into the register that controls the configuration of the serial port, and also the Fast Pot Scan and Keyboard Enable.

D7 D6 D5 D4 D3 D2 D1 D4

(Bits are normally zero and perform the functions shown below when true)

D7	Force Break (force serial output to zero (space)*
D6 D5 D4	Serial Port Mode Control (see mode chart at end of Serial
D3	Two Tone (Serial output transmitted as two tone signal instead of logic true/false).
D2	Fast Pot (Fast Pot Scan. The Pot Scan Counter completes it's sequence in two TV line times instead of one frame time. The capacitor dump transistors are completely disabled.)
D1	Enable Key Scan (Enables Keyboard Scanning circuit)
D0	Enable Debounce (Enables Keyboard Debounce circuits)
D0.	-D1 (Both zero) Initalize (State used for testing and initalizing chip) **
*N(OTE: When powered on, serial port output may stay low even if this bit is cleared. To get S.P. high (mark), send a byte out (recommend ØØ or FF).

**NOTE: There is no original power on state. Pokey has no reset pin.

SERIN (Serial Input Data)

This address reads the 8 bit parallel holding register is loaded when a full byte of serial input data has been received. This address is usually read in response to a serial data in interrupt (IRQ and bit 5 of IRAST)

D7 D6 D5 D4	D3 D2	D1 D0
-------------	-------	-------

SEROUT (Serial Output Data)

This address writes to the 8 bit parallel holding register that is transferred to the output serial shift register when a full byte of serial output data has been transmitted. This address is usually written in response to a serial data out interrupt (IRQ and bit 4 of IRQST)

D7 D6 D5 D4 D3 D2 D1 D6

D20D

<u>IRQST</u> (IRQ Interrupt Status)

This address reads the data from the IRQ Interrupt Status Register

D7 D6	D5	D4	D3	D2	D1	DQ
-------	----	----	----	----	----	----

These bits are normally 1 (true) and go to zero to indicate they following Functions.

D7 = 0	Break Key Interrupt	
D6 = 0	Other Key Interrupt	
D5 = 0	Serial Input Data Ready Interrupt	E
D4 = 0	Serial Output Data Needed Interru	ipt
D3 = 0	Serial Output (Byte) Transmission	Finished Interrupt *
D2 = 0	Timer 4 Interrupt	i i i i i i i i i i i i i i i i i i i
D1 = 0		Used for generating of
$D\theta = \theta$	Timer 1 Interrupt	2 stop bits.
	-	See IRQ description on
		Pg. 22 (no direct reset
		on bit 3).
		on bic s/.

IRQEN (IRQ Interrupt Enable)

D20E

This address writes data to the IRQ Interrupt Enable bits. When these bits are zero the interrupts are disabled (masked) and and the corresponding bit of the IRQST (IRQ Interrupt Status Reg) is reset (to logic true)

D7 D6 D5	D4 D	3 D2	D1	DQ
----------	------	------	----	----

D.1	Break Key Interrupt Enable
D6	Other Key Interrupt Enable
D5	Serial Input Data Ready Interrupt Enable
D4	Serial Output Data Needed Interrupt Enable
D3	Serial Out Trans. Finished Interrupt Enable
D2	Timer 4 Interrupt Enable
D1	Timer 2 Interrupt Enable
DQ	Timer 1 Interrupt Enable

<u>SKSTAT</u> (Serial Port-Keyboard Status)

This address reads the status register giving information . about the serial port and keyboard.

D7 D6	5 D5 D4 D3 D2 D1 D9	(Bits are normally true and provide the following information when zero)
C D5 = 0 = 0 D6 = 0 = 0 D4 = 0 = 0 D3 = 0 = 0 D2 = 0 = 0 D1 = 0 = 0	 Serial Data Input Frame Error Serial Data Input Over-run Keyboard Over-run Direct from Serial Input Port Shift Key Depressed Last Key is Still Depressed Serial Input Shift Reg. Busy Not Used (Logic True) 	Latches must be reset = 1 (SKRES) (D5 and D6 are set to zero when new data and same bit of IRQST is zero)

<u>SKRES</u> (Reset above Status Register

This write address resets bits 7, 6, and 5 of the Serial Port-Keyboard Status Register to 1.

No Data Bits

RANDOM (Random Number Generator)

This address reads the high order 8 bits of a 17 bit polynomial counter (9 bit, if bit 7 of AUDCTL=1)

D7 D6 D5 D4 D3 D2 D1 D9

STIMER (Start Timer)

This write address resets all audio frequency dividers to their "AUDF" value. These dividers generate timer interrupts when they count down to zero (If enabled IRQEN).

No Data Bits

D20F

18

D20A

D209

D20A

AUDCTL (Audio Control)

This address writes data into the Audio Mode Control Register

D7 D6 D5 D4 D3 D2 D1 D0 These data register bits control audio functions described below
BIT 7 Change 17 bit poly into a 9 bit poly
BIT 6 Clock Chan 1 with 1.79 MHZ, Instead of 64 KHZ
BIT 5 Clock Chan 3 with 1.79 MHZ, instead of 64 KHZ
BIT 4 Clock Chan 2 with Chan 1, instead of 64 KHZ (16 BTT)
BIT 3 Clock Chan 4 with Chan 3, instead of 64 KHZ (16 BIT)
BIT 2 Insert Hi Pass filter in Chan 1, clocked by Chan 3. (300 p. 14)
BIT 1 Insert Hi Pass filter in Chan 2, clocked by Chan 4.
Bit 0 Change Normal 64 KHZ freq, into 15 KHZ.
EXACT FREQUENCIES

The frequencies given above are approximate. The Exact Frequency (fin) that clocks the divide by N counters is given below (NTSC only, PAL different)

Fin	Fin
(Approx)	(Exact)
1.79 MHZ	1.78979 MHZ - Use modified formula for fout
64 KHZ	63.9210 KHZ
15 KHZ	15.6999 KHZ Use normal formula for fout

The Normal Formula for output frequency is,

Fout = Fin/2n | Where N = The binary

number in the freg. Reg (AUDF), plus 1. (N=AUDF+1) The MODIFIED FORMULA should be used when Fin = 1.79 MHZ and a more exact result is desired,

Fout	= Fin	
	2 (AUDF+M)	-

Where: M = 4 if 8 bit counter (AUDCTL bit 3 or 4 = 0) M = 7 if 16 bit counter (AUDCTL bit 3 or 4 = 1) 19

AUDF1, AUDF2, AUDF 3, AUDF 4 (Audio Frequency)

These addresses write data into each of the four Audio Frequency Control Registers. Each register controls a divide by "N" counter

D7	D6	D5	D4	D3	D2	D1	DQ	"N" Note: "N" is one
0	0	0	0	0	0	0	0	greater than the binary number in Audio
0	0	0	0	0	0	0	0	2 Frequency Register AUDF(X)
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	4
		E	TC					D200
1	1	1	1	1	1	1	0	255 D204
1	1	1	1	1	1	1	1	256 D206

AUDC1, AUDC2, AUDC3, AUDC4 (Audio Channel Control)

These addresses write data into each of the four Audio Control Registers. Each Register controls the noise content and volume of the corresponding Audio Channel

D7	D6	D5	D4	D3	D2	D1	DO
0	0	0	0				
0	0	1	0				
0	1	0	0				
0	1	1	0				
1	0	0	0				
1	Х	1	0				
1	1	0	0				
Х	Х	Х	1				
	_		Х	0	0	0	0
			X	1	0	0	0
			X	1	1	1	1

Divisor "N" set by audio Frequency register

17 BIT poly ÷ 5 BIT poly ÷ N

		poly÷ poly÷			poly÷	N
5	BIT	poly ÷	N	÷ 2	D20	1

17 BIT poly -	N	D203 D205
Pure Tone 🕂	N ÷ 2	D207
4 BIT poly ÷	N	

Force Output (volume only)


Lowest Volume (Off) Half Volume

Highest volume

C8


PORT A (Port A)

This address reads or writes data from Player θ and Player 1 controller jacks if Bit 2 of PACTL is true. This address writes to the direction control register if bit 2 of PACTL is zero



PORTB (Port B)

This address reads or writes data from Player 2 and Player 3 controller jacks if bit 2 of PBCTL is true. This address writes to the Direction Control Register if bit 2 of PBCTL is zero



ATARI 400 and 800

MEMORY MAP

ADDRESS	A	D	DF	E	S	S	
---------	---	---	----	---	---	---	--

FUNCTION

SIZE

FFFF		
	Operating System And	10K
D800	Math Routines	
D000-D7FF	Hardware Addresses	2K
CFFF C000	Reserved for Future O.S. expansion	4K
BFFF	ROM Cartridge	
8000	(Colleen left and right slot and Candy single slot all address to this space)	16K
7fff		
	RAM Expansion *	
	Enganozon	
2000		
1FFF	RAM initially supplied in the	8K
0000	product	

* RAM expansion can actually extend to BFFF. However, the ROM cartridges will deselect the RAM. Deselection occurs on 8K boundaries. Atari 400 units are RAM expandable only at the factory. They can accept RAM up to 2FFF (16K) when fully extended. It is presently planned, though to only sell 400's with 8K. CTIA ADDRESSES

	W	RITE	READ		
Address	Name	Description	NAME	Description	
D1FF 1 D020	REPE	AT AS BELOW	15 MORE Times		
D01F	CONSOL	Write Consol SW.PORT	CONSOL	Read Consol SW.PORT	
D01E	HITCLR	Collision Clear			
D01D	GRACTL	Graphics Control			
D01C	VDELAY	Vert. Delay			
D91B	PRIOR	Priority Select			
D01A	COLBK	Col-lum Bkgnd			
D019	COLPF3	Color-lum of 3			
D018	COLPF2	Playfield 2			
D017	COLPF1	Playfield 1			
D016	COLPFO	Playfield 0			
D015	COLPM3	Color-lum of 3			
D014	COLPM2	Player-Missile 2			
D013	COLPM1	Player-Missile 1	TRIG3	Read	
D012	COLPMO	Player-Missile 0	TRIG2	Controller	
D011	GRAFM	Graphics All Missiles	TRIG1	Trigger Buttons	
D010	GRAFP3	Graphics Player 3	TRIGO		
DOOF	GRAFP2	Graphics Player 2	P3PL	Read Player	
DOOE	GRAFP1	Graphics Player 1	P2PL	To Player	
DOOD	GRAFP9	Graphics Player 0	P1PL	Collisions	
DOOC	SIZEM	Size All Missiles	POPL		
DOOB	SIZEP3	Size Player 3	M3PL	- Read Missile	
DOOA	SIZEP2	Size Player 2	M2PL	To Player	
D009	SIZEP1	Size Player 1	M1PL	Collisions	
D008	SIZEPO	Size Player 0	MOPL		
D007	HPOSM3	Horz. Posit. Missile3	P3PF	- Read Player	
D006	HPOSM2	Horz. Posit. Missile2	P2PF	To Playfield	
D005	HPOSM1	Horz. Posit. Missile1	P1PF	Collisions	
D004	HPOSMQ	Horz. Posit. Missile@	POPF		
D003	HPOSP3	Horz. Posit. Player 3	M3PF	Read Missile	
D002	HPOSP2	Horz. Posit. Player 2	M2PF	To Playfield Collisions	
D001	HPOSP1	Horz. Posit. Player 1	M1PF	COTTISTOUS	
D000	HPOSPO	Horz. Posit. Player G	MOPF		

		WRITE	RI	EAD
Address	Name	Description	Name	Description
D4FF \$ D410	<pre>Repeat</pre>	(As Below)	15 More	Times
D40F	NMIRES	Reset NMI Interrupt Status	NMIST	NMI Interrupt Status Reg.
D40E	NMIEN	NMI Interrupt ENABLE		
D40D			PENV	Light Pen Reg. Vert.
D40C			PENH	Light Pen Reg. Horz. Vertical Line
D40B		Wait for HBLANK	VCOUNT	Counter
D40A	WSYNC	Synchronisim Character Base		
D409	CHBASE	Address Reg		
0408				
0407	PMBASE	Player-Missile Base Address Reg.		
406				
405	VSCROLL	Vert. Scroll Reg.		
0404	HSCROLL	Horiz. Scroll Reg. Display List		
0403	DLISTH	Pointer (High Byte)		
0402	DLISTL	Display List Pointer (Low Byte)		
0401	CHACTL	Character Control Reg.		
0400	DMACTL	DMA Control Reg.		

POKEY ADDRESSES

Name		READ			
Induce	Description	Name	Description		
<pre> Repeat</pre>	As below	15 More Times			
SKCTL	Serial Port 4 Key Control	SKSTAT	Serial Port 4 Key Status Reg. IRQ Interrupt		
IRQEN	Enable	IRQST	Status Req		
SEROUT	Serial Port Output Reg.	SERIN	Serial Port Input Reg.		
	Charab Data Capp				
POTGO	Sequence		Random Numb.		
SKRES	Reset Status (SKSTAT)	RANDOM	Generator		
STIMER	Start Timers	KBCODE	Keyboard Code Read 8 Line Pot		
AUDCTL	Audio Control	ALLPOT	Port State		
AUDC4	Control	POT 7			
AUDF4	Frequency	POT6	_		
AUDC3	Audio Chan. 4 Control	POT5	Read the value of each POT		
AUDF3	Audio Chan. 3 Frequency	POT4			
AUDC2	Audio Chan. 2 Control	POT 3			
AUDF2	Frequency	POT 2	_		
AUDC1	Control	POT 1			
AUDF1	Audio Chan I Frequency	POT 0			
	SKCTL IRQEN SEROUT POTGO SKRES STIMER AUDCTL AUDC4 AUDC4 AUDF4 AUDC3 AUDF3 AUDC2 AUDF2 AUDC1	SKCTLControlIRQInterruptIRQENEnableSerial PortOutput Req.SEROUTOutput Req.POTGOSequencePOTGOSequenceReset Status(SKSTAT)STIMERStart TimersAUDCTLAudio ControlAUDC4ControlAUDC3Audio Chan. 4AUDC3Audio Chan. 3FrequencyAudio Chan. 3AUDC2Audio Chan. 2AUDF2FrequencyAUDF2FrequencyAUDF2Audio Chan. 1AUDF2Audio Chan. 1AUDF2Audio Chan. 1AUDF2Audio Chan. 1AUDF1Control	SkettSerial Port 4 Key ControlSkSTATIRQENEnableIRQSTSerial PortSerial PortSEROUTOutput Req.SEROUTOutput Req.SEROUTStart Pot Scan SequencePOTGOSequenceReset Status (SKSTAT)RANDOMSTIMERStart TimersAUDCTLAudio ControlAUDC4ControlAUDC3Audio Chan. 4 FrequencyAUDC3Audio Chan. 4 ControlAUDF3FrequencyAudio Chan. 2 FrequencyAUDF2Audio Chan. 2 FrequencyAUDF2FrequencyAudio Chan. 1 Audio Chan. 2Audio Chan. 1 Audio Chan. 1AUDF2FrequencyAudio Chan. 1 Audio Chan. 1Audio Chan 1		

Address	WRITE		READ	
	Name	Description	Name	Description
D3FF D304	Repe	eat as shown below mar	y times	
D303	PBCTL	Port B Control	PBCTL	Same as write
D302	PACTL	Port A Control	PACTL	Same as write
D301	PORTB	Direction Register If PBCTL Bit 2-0 (otherwise)	PORTB	Same as write
	PORTB	Jack 2 & Jack 3 If Direction Bits Are 1 *	PORTB	Jack 2 & Jack 3 If Direction Bits Are 0 *
D 300	PORTA	Direction Register If PACTL Bit 2=0 (Otherwise)	PORTA	Same as write
	PORTA	Jack 0 & Jack 1 If Direction Bits Are 1 *	PORTA	Jack 0 & Jack 1 If Direction Bits Are 0 *
* NOT1	If di	t data is retained in rection bits are true read old data from th	, a read	of the jacks